

WE CLAIM:

1 4. In a method for operating a processor wherein a sequence of one or
2 instruction words are derived from a translation of program codes, each instruction word
3 having a plurality of instruction word parts, each word part arranged to trigger a
4 functional unit of a processor, and wherein said instruction word parts are formed into
5 program words and said program words are used to form secondary instruction words for
6 operating said processor which are stored in a secondary instruction word memory; the
7 improvement wherein instruction word parts corresponding to data-stationary commands
8 are assembled as complex words in a complex word sequence, identified by a complex
9 word pointer and stored in a complex word table at a location corresponding to said
10 pointer, wherein said complex word pointers are provided as program words
11 corresponding to said data-stationary commands, and wherein upon encountering said
12 complex word pointers in said program words during execution, said complex words are
13 read from said complex word table and stored in parallel in said secondary instruction
14 word memory.

15 5. A method as specified in claim 1 wherein said complex words
16 further include assignments for storage of said complex words in said secondary
17 instruction word memory.

1 6. A method as specified in claim 1 wherein said secondary
2 instruction word memory is operated in a fixed sequence.

1 7. In a processor wherein program codes are translated into a
2 sequence of instruction words, each having a plurality of instruction word parts, each
3 word part being arranged to trigger a functional unit of a processor, and wherein
4 instruction words are sequentially provided to said processor functional units via a buffer
5 memory, the improvement wherein there is provided a memory for storing instruction
6 word parts corresponding to data-stationary commands, said instruction word parts being
7 stored at a location corresponding to a complex word pointer corresponding to a
8 data-stationary command, and wherein said memory is arranged to transfer said complex
9 word parts to said buffer memory in parallel to execute a data-stationary command.

1 8. The improved processor as specified in claim 4 further having an
2 execution memory wherein instruction word sequences are stored in the form of program
3 words , and wherein there is provided a configuration processor for storing said complex
4 word pointers as program words in said execution memory for data-stationary commands